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ABSTRACT
Future generations of mobile phones, including advanced
video and digital communication layers, represent a great
challenge in terms of real-time embedded systems. Pro-
grammable multicomponent architectures can provide suit-
able target solutions combining flexibility and computation
power. The aim of our work is to develop a fast and automatic
prototyping methodology dedicated to signal processing ap-
plication implementation onto parallel heterogeneous archi-
tectures, two major features required by future systems. This
paper presents the whole methodology based on the SynDEx
CAD tool, that directly generates a distributed implementa-
tion onto various platforms from a high-level application de-
scription, taking real-time aspects into account. It illustrates
the methodology in the context of real-time distributed exec-
utives for applications based on video codecs and telecom-
munication physical layers.
1. INTRODUCTION
New embedded multimedia systems require more and more
computation power. They are increasingly complex to design
and have a shorter time to market. Computation limits of
systems (i.e. video processing, telecommunication physical
layer) are often overcome thanks to specific circuits. Nev-
ertheless, this solution is not compatible with short time de-
signs or the system’s growing need for reprogramming and
future capacity improvements. An alternative can be pro-
vided by programmable software (DSP, RISC, CISC proces-
sors) or programmable hardware (FPGA) components since
they are more flexible. The parallel aspect of multicompo-
nent architectures and possibly its heterogeneity (different
component types) raise new problems in terms of application
distribution: handmade data transfers and synchronizations
quickly become very complex and result in lost time and po-
tential deadlocks. A suitable design process solution con-
sists of using a rapid prototyping methodology. The aim is
then to go from a high-level description of the application to
its real-time implementation on a target architecture as auto-
matically as possible. The aim is to avoid disruptions in the
design process from a validated system at simulation level
(monoprocessor) to its implementation on a heterogeneous
multicomponent target.
The methodologies generally rely on a description model
which must match the application behavior. These applica-
tions are a mixture of transformation and reactive operators
[1]. For the first class of system (including signal, image and
communication applications), DFG (Data Flow Graphs) have
proven to be an efficient representation model. This paper
presents a rapid prototyping methodology based on the Syn-
DEx tool, suitable for transformation-oriented systems and
heterogeneous multicomponent architectures.
SynDEx automatically generates synchronized distributed
executives from both application and target architecture de-
scription models. These specific executives are expressed in
an intermediate generic language. These executives have to
be transformed to be compliant with the type of component
and communication media so that they automatically become
compilable codes. In this article, we will focus on this mech-
anism based on the concept of SynDEx kernels, and detail
new developed kernels enabling automatic code generation
on various multicomponent platforms.
The paper is organized as follows: section 2 introduces
the SynDEx tool and the AAA methodology. The prototyp-
ing platforms and the executive kernels are described in sec-
tion 3. Application implementations according to the AAA
methodology are explained in section 4. Finally conclusions
are given in section 5.
2. SYNDEX OVERVIEW
SynDEx1 is a free academic system level CAD tool devel-
oped in INRIA Rocquencourt, France. It supports the AAA
methodology (Adequation Algorithm Architecture [2]) for
distributed real-time processing.
2.1 Adequation Algorithm Architecture (AAA)
A SynDEx application (Fig.1) comprises an algorithm graph
(operations that the application has to execute) which speci-
fies the potential parallelism, and an architecture graph (mul-
ticomponent target, i.e. processors and specific integrated
circuits), which specifies the available parallelism. "Adequa-
tion" means efficient mapping, and consists of manually or
automatically exploring the implementation solutions with
optimization heuristics [2]. These heuristics aim to minimize
the total execution time of the algorithm running on the mul-
ticomponent architecture, taking the execution time of oper-
ations and of data transfers between operations into account.
An implementation consists of both performing a distribu-
tion (allocating parts of the algorithm on components) and
scheduling (giving a total order for the operations distributed
onto a component) the algorithm on the architecture. Syn-
DEx provides a timing graph which includes simulation re-
sults of the distributed application and thus enables SynDEx
to be used as a virtual prototyping tool.
1www.syndex.org
Fig. 1. SynDEx utilization global view
2.2 Automatic Executive Generation
The aim of SynDEx is to directly achieve an optimized im-
plementation from a description of an algorithm and of an ar-
chitecture. SynDEx automatically generates a generic execu-
tive, which is independent of the processor target, into several
source files (Fig.1), one for each processor. These generic ex-
ecutives are static and are composed of a list of macrocalls.
The macro processor transforms this list of macro-calls into
compilable code for a specific processor target. It replaces
macro-calls by their definition given in the corresponding
executive kernel, which is dependent on a processor target
and/or a communication medium. In this way, SynDEx can
be seen as an off-line static operating system that is suitable
for setting data-driven scheduling, such as signal processing
applications.
2.3 Design Process
SynDEx is basically a CAD tool for distribution/scheduling
and code generation. Thanks to our kernels presented in sec-
tion 3, SynDEx can also be directly used as the front-end of
the process for functional checking. The design process is
now based on a single tool and is therefore simpler and more
efficient. SynDEx therefore enables full rapid prototyping
from the application description (DFG) to final multiproces-
sor implementation.
Automatic code generation provides a standard C code for
a single PC implementation (SynDEx PC kernel). In this
way, the user can design and check each C function associ-
ated with each vertex of its DFG, and can check the function-
alities of the complete application with any standard compi-
lation tools. With automatic code generation, visualization
primitives or binary error rate computation can be used for
easy functional checking of algorithms. Next the user can
easily check his own DFG on a cluster of PCs interconnected
by TCP Buses. This cluster can emulate the topology of an
embedded platform.
The developed DFG is then used for automatic prototyp-
ing on monoprocessor embedded targets where chronometric
reports are automatically inserted by SynDEx code genera-
tor. Each duration associated with each function (i.e vertex)
executed on each processor of the architecture graph is auto-
matically estimated using dedicated temporal primitives.
These chronometric durations characterize the algorithm
graph. Then SynDEx tool executes an adequation (optimized
distribution/scheduling) and generates a real-time distributed
and optimized executive according to the target platform.
Several platform configurations can be simulated.
The main advantage of this prototyping process is its sim-
plicity because most of the tasks performed by the user
concern the description of an application. Only a limited
knowledge of SynDEx and compilers is required. All com-
plex tasks (adequation, synchronization, data transfers and
chronometric reports) are executed automatically, thus re-
ducing the “time to market”. Exploring several design al-
ternatives can rapidly be done by modifying the architecture
graph.
3. SYNDEX EXECUTIVE KERNELS
As described above, the SynDEx generic executive will be
translated into a compilable language. The translation of
SynDEx macros into the target language is contained in li-
brary files (also called kernels). The final executive for a
processor is static and composed of one computation se-
quence and one communication sequence for each medium
connected to this processor. Multicomponent platform man-
ufacturers must insert additional digital resources between
processors to make communication possible. Thus, SynDEx
kernels depend on specific platforms.
3.1 Development Platforms
Different hardware providers (Sundance, Pentek) were cho-
sen to validate automatic executive generation. Many com-
ponent and inter-component communication links are used
in their platforms, ensuring accuracy and the generic aspect
of the approach. The use of several hardware architectures
guarantees generic kernels developments.
Sundance2 platform: a typical Sundance device is made
up of a host (PC) with one or more motherboards, each sup-
porting one or more TIMs (Texas Instrument Module). A
TIM is a basic building block from which you build your
system. It contains one processing element which is not nec-
essarily a DSP but an I/O device, or a FPGA. A TIM also
provides mechanisms to transfer data from module to mod-
ule. These mechanisms, such as SDBs (200MB/s), Com-
Ports (CP 20MB/s), or a global bus (to access a PCI bus up
to 40MB/s), are implemented on the TIMs using FPGAs.
The sundance motherboards (e.g. SMT310q or
SMT320)(Fig.2) are modular, flexible and scalable. Up to
four different modules can be plugged into the motherboard
and connected using CP or SDB cables. The SMT361 TIM
module with a C6416 (400Mhz) is very suitable for imaging
processing solutions as the C64xx has special functions for
handling graphics. The SMT319 is a framegrabber, which
includes a C6416 (600Mhz) and two non programmable de-
vices: a BT829 PAL to YUV encoder and a BT864 YUV
to PAL decoder. These two devices are connected to the
C6414 DSP thanks to two FIFOs, which are equivalent to
SDBs with the same data rate. An SMT358 is composed of
a programmable Virtex FPGA (XCV600) which integrates
specific communication links and specific IP blocks (compu-
tation).
Pentek3 platform: The Pentek p4292 platform is made
up of four C6203 DSPs. Each DSP has three communication
links: two bi-directional (300Mhz) inter-DSP links and one
2http://sundance.com/
3http://www.pentek.com/
Fig. 2. Example of Sundance architecture topology
for the I/O interface. The four DSPs are already connected to
each other in a ring structure. Some daughter boards may be
added to the p4292 thanks to the VIM bus, such as analog to
digital converters (ADC p6216), digital to analog converters
(DAC p6229), or FPGAs (XC2V3000).
This stand-alone Pentek platform is connected to an Eth-
ernet network. This allows TCP/IP (1.5MB/s) communica-
tions between DSPs and any computer in the network. How-
ever this buss throughputs will not authorize for instance the
transfer of uncompressed images.
3.2 Software component kernels
Most of the kernels are developed in C language so that they
can be reused for any C software programmable device (e.g.
Texas Instrument C64x DSP). These kernels are quite sim-
ilar for the host (PC) and the embedded processors (DSPs).
The generated executive is composed of a sequential list of
function calls (one for each DFG operation). This kind of ex-
ecutive and the fact that the adapted C compiler for DSPs has
really improved in terms of resource use mean that the gap
between an executive written in C and an executive written
in assembly language is narrow.
SynDEx creates a macrocode made of several interleaved
schedulers allowing parallelism: one for computation and the
others for communications. In [3] transfers were executed by
DMA. Here an improvment of TI C64x DSP is multi-channel
eDMA which maximize parallelism and have better timing
performance, however eDMA mechanisms have many dif-
ferences with DMA in term of programmation and synchro-
nizations.
The development of an application on TI processors can
be hand-coded with TI RTOS called DSP/BIOS. DSP/BIOS
is well-suited for multithread monoprocessor applications.
Several processors must be connected to improve computa-
tional performances and reach real-time performances. In
this case, the multithread multiprocessor 3L diamond4 RTOS
is more appropriate for this situation than DSP/BIOS. Appli-
cations are built as a collection of inter-communicating tasks.
The mapping and scheduling of each task are chosen man-
ually. Then data transfers and synchronizations are imple-
4http://www.shen.myby.co.uk/threel/
mented by the RTOS using precompiled libraries and data
polling techniques.
Data transfers in a signal processing application are gen-
erally well-defined both in terms of type and number so that
their description with a DFG is suitable. The execution of
DFG operations is also well-defined so that data transfers can
be implemented with static processes. As static processes
are faster than dynamic ones, SynDEx kernels are developed
without any RTOS. That is to say that the SynDEx generic
executive is not transformed into dynamic RTOS functions
but into specific static optimized functions.
3.3 Communication link kernels
With AAA methodology, two different models are possible
for communication links between processors: the SAM (Sin-
gle Access Memory) and RAM (Random Access Memory,
shared memory) models.
The SAM model corresponds to FIFOs in which data are
pushed by the producer if it is not full, and then pulled by
the receiver if the FIFO is not empty. Synchronizations be-
tween the two processors are hardware signals (empty and
full flags) and are not handled by SynDEx semaphores. The
data must be received in the same order as it is sent. Most
of our kernels are designed according to this model. SDBs,
CPs and BIFO_DMAs enable parallelism between calcula-
tions and communications, whereas TCP and BIFO do not
enable it (data polling mechanism).
The RAM model corresponds to an indexed shared mem-
ory. A memory space is allocated and an interprocessor syn-
chronization semaphore is created for each item of data that
has to be transferred. This mechanism allows the destination
processor to read data in a different order to which it has been
written by the source processor. Inter-processor synchroniza-
tions are handled by SynDEx.
PCI transfer kernels for communications between a DSP
on Sundance platforms and the host computer have been de-
veloped with these two models. The PCI bus is the first
real implementation of the SynDEx RAM model giving
higher data rates. Theorical data rates of PCI bus are up to
132MB/sec. Transfer data rates are shown in Table 1 with
and without model synchronizations.
SMT310Q SMT320
SAM Model 16 30
RAM Model 40 70
without Synchronizations 50 100
Table 1. PCI bus Transfer rates (in MB/sec)
3.4 Hardware component kernel
Moreover a FPGA kernel for programmable hardware com-
ponents has been developed in HDL and could be considered
as a coprocessor in order to speed up a specific function of
the algorithm. This kernel handles automatic integration of
inter-component communication syntheses and instantiates a
specific IP block.
Programming of a communication link depends on its type
but also on the processor. Previous work has already vali-
dated these libraries however they need to evolve with pro-
cessors or communication links (depending on provider’s ad-
ditional logic).
3.5 Kernel organization
The libraries are classified to make developments easier and
to limit modifications when necessary. As shown in Fig-
ure 3, these files are organized in a hierarchical way. An
application-dependent library contains macros for the appli-
cation, such as the calls of the algorithm’s different functions.
A generic library contains macros used regardless of the ar-
chitecture target (basic macros). The others are architecture-
dependent: processor or communication type dependent.
Processor-dependent libraries contain macros related to the
real-time kernel, such as memory allocations, interrupt han-
dling or the calculation sequence. Communication type-
dependent libraries contain macros related to communica-
tions: send, receive and synchronization macros, communi-
cation sequences. As different processor types (with different
programming of the link) can be connected by the same com-
munication type, one part per processor type can be found
in one library. The right part of the file is used during the
macro-processing.
Fig. 3. SynDEx kernel organization
Kernels have been developed for every component of the
platforms described in section 3.1. When SynDEx is used
for a new application, only the application-dependent library
needs to be modified by the user. Architecture-dependent
libraries are added or modified when a new architecture is
used (a processor or a medium that does not have its kernel).
4. RESULTS
We have designed and implementated a real-time multi-layer
application composed of video codecs (LAR [4], Mpeg-4
[5]) and a digital communication layer (UMTS, MC-CDMA
[6]). An coding application (Mpeg-4 or LAR) feeds a video
coded bitstream in the transmetter (UMTS or MC-DMA)
whereas the associated video decoder is connected to the
receiver (UMTS or MC-CDMA). The result is a complete
demonstration application with automatic code generation
over several kinds of processors and communication media,
or several kind of platforms. The multi-layer application has
been first implemented on Pentek platform with several C62x
DSPs and FPGAs. Then the prototyping of the same applica-
tion has been immediately done on Sundance platform with
several C64x DSPs.
5. CONCLUSIONS
The design process proposed in this paper covers every step,
from simulation to integration in digital signal application
development. Compared with a manual approach, the use of
our fast prototyping process ensures easy reuse, reduced time
to market, design security, flexibility, virtual prototyping, ef-
ficiency and portability.
The kernels enable recent multiprocessor platforms to be
used and also enable the process to be extended to hetero-
geneous platforms. It was tested on several different ar-
chitectures composed of Texas Instruments TMS320C6201,
TMS320C6203, TMS320C6416 DSPs, Xilinx Virtex-E and
Virtex-II FPGAs, and PCs.
The calculations and data transfers are executed in parallel.
RAM and SAM communication models have been tested for
PCI transfers. Higher transfer rates are reached using the
RAM model enabling real-time video transfers between a PC
and a DSP platform.
Several complex tasks are performed automatically, such
as distribution/scheduling, code generation of data transfers
and synchronizations. So the development of a new applica-
tion is limited to the algorithm description and to the adapta-
tion of kernels for platforms or components. Furthermore, as
the C language is used and there is a large number of tested
topologies, developed DSP kernels can easily be adapted to
any other DSP and communication media.
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